BAB VI

KESIMPULAN DAN SARAN

6.1 Kesimpulan

Kesimpulan yang dapat diambil dari penelitian ini adalah alat pemanfaatan mikrokontroler AT89S52 untuk karakter pada printer dot matrik berjalan mencetak dengan baik. Pengetikan dengan menggunakan kevboard sangat efektif karena tidak membutuhkan keahlian dan ketrampilan khusus. Penulisan karakter dengan menggunakan LCD 16 x 2 sangat efektif karena dapat menampilkan karakter tulisan, angka dan simbol dengan baik. Mencetak karakter dengan menggunakan printer dot matrik sangat efektif karena hasil cetak dihasilkan sangat dapat dibaca oleh setiap orang serta untuk pemilihan font cukup menekan tombol yang telah tersedia pada printer.

6.2 Saran

Berdasarkan hasil penelitian pada perancangan alat yang dibuat, maka untuk perkembangan selanjutnya disarankan agar:

- Menggunakan LCD grafik atau dot matrik moving sign agar tampilan karakter lebih besar dan sempurna.
- Menggunakan printer dot matrik yang kecil agar dapat diletakkan dimana saja.
- 3. Penambahan sistem *barcode* pada *port* mikrokontroler yang masih kosong.

DAFTAR PUSTAKA

- Anonimaus, 1987, Liquid Crystal Display Module,
 Seiko Instrument Inc, Jepang.
- Anonimaus, 1989, "User's Guide LX-800", SEIKO EPSON Corporation, Nagano, Jepang.
- Cross, N., 1994, Engineering Design Methods:

 Strategies for Product Design 2nd edition,

 John Wiley and Sons, USA.
- Mahendra, Ivan, 2008, Penampil Karakter Pada LCD 16

 X 2 Dengan Menggunakan Keyboard, Skripsi di

 Program Studi Teknik Industri, Fakultas

 Teknologi Industri Universitas Atma Jaya,

 Yogyakarta.
- Nalwan, Paulus A., 2003, Panduan Praktis Teknik

 Antarmuka dan Pemrograman Mikrokontroler

 AT89C51. Jakarta Elex Media Komputindo.
- Putra, A.E, 2006, Belajar Mikrokontroler

 AT89C51/52/55 Teori dan Aplikasi, Gava Media,

 Yogyakarta.
- Wasito, S., 1986, **Vademekum Elektronika**, PT. Gramedia Pustaka Utama, Jakarta.
- Wichit, Sirichote, 2003, Experimenting the 2051 with C Programming, kswichit@kmitl.ac.th .

Lampiran 1 Program

```
01234567890123456789012345678901234567890123456789
                                                                                                                                                                                                                                                                                                         111111111122222222333333334444444444
                                                                                                                                                                                                                                                                                     data unsigned char L20, L21, L22, L23, L24, L25, L26, L27, L28, L29, L2a, L2b, L2c, L2d, L2e, L2f;
                                                                                                                                                                                                                                                     data_out,alamat,data_keyboard,sementara,kode_shift,kode_del,kode_print,ngeprint;
data unsigned char L10,L11,L12,L13,L14,L15,L16,L17,L18,L19,L1a,L1b,L1c,L1d,L1e,L1f;
                                                                                                                                                                                                                                                                                                                                                                                                                                                  cxde43
                                                                                                                                                                                                                                                                                                                                                                                                                                                  zsaw2
                                                                                                                                                                                                                                                                                                                                                                               ZSAW@
                                                                                                                                                                                                                                                                                                                                                                                             MJU&* <KIO) ( >?L:P
                                                                                                                                                                                                                                                                                                                                                                                                                                                               , kio09
                                                                                                                                                                                                                                                                                                                                                                                                             0.2568
                                                                                                                                                                                                                                                                                                                                                                                                                                                               mju78
                                                                                                                                                                                                                                                                                                                                                                                                                                                              "bhgy6
                                                                                                                                                                                                                                                                                                                                                                                            "BHGY^
                                                                                                                  P3 0
P3 1
                                                                                                                                                                                                                                                                                                                                         ! } =
                                P0 0
P0 1
P0 2
P0 2
                                                                                                                                                                                                                                                                                                                                                                          code unsigned char key_besar[132]={"
                                                                                                                                                                                                                                                                                                                                                                                                                                            code unsigned char key_kecil[132]={"
                                                                                                                                                 P2
                                                                                                                                                                                                                                                                                                                                         code unsigned char kosong[16]
                                                                                                                                                    data print
                              LCD_RS
LCD_RW
LCD_E
LCD_port
                                                                                                                                   strobe
<at89x52.h>
                                                                                                                    busy
                                                                                                                                                                                                    DAT
                                                                                                                                                                                     CLK
                                                                                                                                                                                                                                      data unsigned char
#include
                                                                                                                                                                                   #define
                                #define
                                                #define
                                                                                                                 #define
                                                                                                                                                                                                    define
                                                                 define
                                                                                define
                                                                                                                                   define
                                                                                                                                                   define
```

```
Program Keseluruhan.c
                                                                                                                                                                                                                                   void short_delay(unsigned char nilai)
                                                                        void long_delay(unsigned int nilai)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //program inisialisasi LCD
                                                                                                                                                                        {for(j=0;j<nilai;j++);}
                                                                                                                                                                                                                                                                       unsigned char i;
for(i=0;i<nilai;i++)</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             unsigned char i, j;
for(i=0;i<20;i++)
{for(j=0;j<2;j++);}</pre>
                                                                                                              unsigned char i;
unsigned int j;
for(i=0;i<255;i++)</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                       void delay_print()
                                    //program tundaan
                                                                                                                                                                                                                                                                                                                                                                         _endasm;
                                                                                                                                                                                                                                                                                                                                     _asm
_nop
```

```
Program Keseluruhan.c
```

```
Program Keseluruhan.c
```

```
//tunda selama 15.3 msec
                                                                                                                                                                                                                                                                                                                                         4.3 msec
                                                                                                                                                                                                                                                                                                                                                           100 usec
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        1.7 msec
                                                                                                                                                                                                                                                                                                                                                                             //tunda selama 40 usec
                                                                                                                                                                                                                                                                                                                                                                                                   40 usec
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //tunda selama 40 usec//tunda selama 1.7 msec
                                                                                                                                                                                                                                                                                                                                                                                                                                           //tunda selama 40 usec
                                                                                                                                                                                                                                                                                                                                                                                                                                                               selama 40 usec
                                                                                                                                                                                                                                                                                                                                                          //tunda selama
                                                                                                                                                                                                                                                                                                                                      //tunda selama
                                                                                                                                                                                                                                                                                                                                                                                                 //tunda selama
                                                                                                                                                                                                                                                                                                                                                                                                                                                             //tunda
                                                                                                                                                                                                                                                                                                                                                                                                                                tulis_inst_LCD(0x28); short_delay(40);
tulis_inst_LCD(0x06); short_delay(40);
tulis_inst_LCD(0x0c); short_delay(40);
tulis_inst_LCD(0x01); long_delay(7);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  void print_go(unsigned char ngeprint)
LCD_RS=1;LCD_RW=0;
LCD_E=1;Short_delay(100);LCD_E=0;
                                                                                                                      nible_l=(kode&0x0f)<<4;
LCD_port=nible_l;
LCD_RS=1;LCD_RW=0;
LCD_E=1;short_delay(100);LCD_E=0;</pre>
                                                                                                                                                                                                                                                                                                                           reset_LCD(0x30);long_delay(17);
reset_LCD(0x30);short_delay(100);
reset_LCD(0x30);short_delay(40);
reset_LCD(0x20);short_delay(40);
                                                                                  short_delay(1);
                                                                                                                                                                                                                                                                                   long_delay(60);
                                                                                                                                                                                                                                            void init_LCD()
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             /program print
```

```
//line feed
                                                                                                                                                                                                                                                    /progam penyimpan data tulisan ke mikro
                                                                                                                                                                                                                                                                                                                                                                                     else if(alamat==0x82)
                                                                                                                                                                                                                                                                                                                                                                                                                       else if(alamat==0x83)
                                                                                                                                                                                                                                                                                                                                                     else if(alamat==0x81)
                                                                                                                                                                                                                                                                                                                                                                                                                                                       else if(alamat==0x84)
data_print=ngeprint;
while(busy==1) {;}
                                 strobe=1;strobe=0;
                                                                                                                                                                print_go(0x0d);
delay_print();
print_go(0x0a);
                                                                                                                                                                                                                                                                                                                                                                                                    [L12=sementara;
                                                                                                                                                                                                                                                                                                                                                                                                                                      {L13=sementara;}
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       [L14=sementara;]
                                                                                                                                                                                                                                                                                                                                                                    [L11=sementara;]
                                                                                                                                                                                                                                                                                                                     if(alamat==0x80)
                                                                                                                                                                                                                                                                                                                                     {L10=sementara;
                                                delay_print();
strobe=1;
                                                                                  delay_print();
                                                                                                                                                                                                                                                                      void simpan()
                                                                                                                                  void space()
```

Program Keseluruhan.c

```
else if(alamat==0xce)
else if(alamat==0xc4)
                                     else if(alamat==0xc5)
                                                                           else if(alamat==0xc6)
                                                                                                                                                      else if(alamat==0xc8)
                                                                                                                                                                                              else if(alamat==0xc9)
                                                                                                                                                                                                                                   else if(alamat==0xca)
                                                                                                                                                                                                                                                                         else if(alamat==0xcb)
                                                                                                                                                                                                                                                                                                              else if(alamat==0xcc)
                                                                                                                                                                                                                                                                                                                                                    else if(alamat==0xcd)
                                                                                                                                                                                                                                                                                                                                                                                                                                  else if(alamat==0xcf)
                                                                                                                 else if(alamat==0xc7)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               '/program tulis di lcd
                                                                                                                                                                                                                 [L29=sementara;]
                                                                                                                                                                                                                                                                                                                                                                                                               L2e=sementara;}
                                                                                                                                    L27=sementara;
                                                                                                                                                                                                                                                                                                                                                                                                                                                     L2f=sementara; }
                                                         [L25=sementara;]
                                                                                                                                                                          L28=sementara;
                                                                                                                                                                                                                                                                                                                                 L2c=sementara;
                                                                                                                                                                                                                                                                                                                                                                         L2d=sementara;
                                                                                                                                                                                                                                                       L2a=sementara;
                                                                                                                                                                                                                                                                                             L2b=sementara;
                   {L24=sementara;
                                                                                               L26=sementara;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       void nolkan()
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       else{;}
```

```
print_go(L18);
print_go(L1a);
print_go(L1b);
print_go(L1c);
print_go(L1c);
print_go(L2l);
print_go(L2l);
print_go(L2l);
print_go(L2s);
print_go(L2s);
print_go(L2s);
print_go(L2s);
print_go(L2s);
print_go(L2s);
print_go(L2s);
print_go(L2s);
print_go(L2s);
print_go(L2c);
```

```
Program Keseluruhan.c
```


```
{kode_shift=0;}
else_if(data_keyboard==0x59)
{kode_shift=0;}
else_if(data_keyboard==0x58)
{kode_shift=!kode_shift;}
else_if(data_keyboard==0x5a)
{print();alamat=0x80;nolkan();kosongkan();}
else_if(data_keyboard==0x66)
{alamat=alamat-1;
if(alamat>0x80;}
else_if(alamat>0x8fkalamat<0xc0)
{alamat=0x80;}
else_if(alamat>0x8fkalamat<0xc0)
{alamat=0x8f;}
else_if(alamat>0x8fkalamat<0xc0)
{ulis_inst_LCD(alamat);
tulis_inst_LCD(alamat);
if(kode_shift==0)
{ tulis_data_LCD(key_kecil[data_keyboard]);
 sementara=key_kecil[data_keyboard];
 simpan();
 else
{
tulis_data_LCD(key_besar[data_keyboard]);
 else
}
tulis_data_LCD(key_besar[data_keyboard]);
else
{
tulis_data_LCD(key_besar[data_keyboard]);
 else
}</pre>
```

```
12
```

```
Program Keseluruhan.c
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      rd_bit=(DAT<<7)&0x80;
data_keyboard = data_keyboard >> 1;
data_keyboard = data_keyboard | rd_bit;
while(CLK==0) {;}
                    sementara=key besar[data keyboard];
                                                                                                                                               else if(alamat>0x8f&alamat<0xc0)
                                                                                                                                                                                                                                                                                                                                                         unsigned char i,rd bit;
data_keyboard=0x00;
while(CLK==0){;}
                                                                                                                                                                                                                                                                                                                    void baca_keyboard()
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    while(CLK==1) {;}
                                                                                   alamat=alamat+1;
                                                                                                      if(alamat>0xd0)
                                                                                                                                                                                                                                                                            '/program keyboard
                                                                                                                         {alamat=0xd0;}
                                                                                                                                                                   {alamat=0xc0;}
                                                                                                                                                                                                                                                                                                                                                                                                                         for(i=0;i<8;i++)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   while (CLK==0) {;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                while (CLK==1) {;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         while (CLK==1) {;
                                          simpan();
                                                                                                                                                                                       else{;}
```


```
Program Keseluruhan.c
                                                                                                                                                                                                                                                            data_keyboard=0;alamat=0x80;kode_del=0;
LCD_port=0xff;kode_shift=0;
init_LCD();
while(1)
                                              else if(data_keyboard==0x12)
{kode_shift=1;}
else if(data_keyboard==0x59)
{kode_shift=1;}
else{;}
                                                                                                                                                                          /program utama
                                                                                                                                                                                                                                                                                                                                                     keyboard();
                                                                                                                                                                                                                                             nolkan();
               else{;}
                                                                                                                                                                                                           void main()
```

Lampiran 2 Gambar Rangkaian



Lampiran 3 Foto Alat Pendukung

Lampiran 3 : Foto Alat Pendukung




Printer EPSON LX-300




Keyboard PS2


Lampiran 4 Foto Alat

Lampiran 4 : Foto Alat









Lampiran 5 Data Sheet LMA162A

SPECIFICATION

Model: LMB162A

1. BASIC SPECIFICATIONS

1.1 Display Specifications

LCD Mode

STN-Positive-Transflective

Display Color

Dark Blue

Background Color

Yellow-Green

Driving Duty

1/16 Duty

Viewing Direction

6:00

Backlight

LED

1.2 Mechanical Specifications

Outline Dimension

80.0(W) X 36.0(H) X 14.0(T)

mm

Viewing Area

64.6(W) X 16.0(H)

mm

Number of Characters:

16 Characters X 2 Lines

Character Size

2.95 X 5.55

mm

Dot Size


0.55 X 0.65

mm

Weight

:

1.3 Block Diagram



1.4 Terminal Functions

	anotiono		T
Pin No.	Symbol	Level	Function
11	Vss	-	Ground
2	VDD		Power Supply for Logic (+5V)
3	Vo	_	Power Supply for LCD
4	RS	H/L	Register Selection H: Display Data L: Instruction Code
5	R/W	H/L	Read/Write Selection H: Read Operation L: Write Operation
6	E	H, H→L	Enable Signal. Read data when E is "H", write data at the falling edge of E.
7	DB0	H/L	
8	DB1	H/L	In 8-bit mode, used as low order bi-directional
9	DB2	H/L	data bus.
10	DB3	H/L	in 4-bit mode, open these terminals.
11	DB4	H/L	In 8-bit mode, used as high order bi-directional
12	DB5	H/L	data bus.
13	DB6	H/L	In 4-bit mode, used as both high and low order
14	DB7	H/L	data bus.
15	LEDA		LED Power Supply (+5V)
16	LEDK		LED Power Supply (0v)

2. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit
Supply Voltage(Logic)	VDD-VSS	-0.3	7.0	V
Supply Voltage(LCD)	VDD-VO	-0.3	13.0	V
Input Voltage	VI	-0.3	VDD+0.3	V
Operating Temp.	Topr	-20	70	$^{\circ}$
Storage Temp.	Tstg	-30	80	${\mathbb C}$

3. ELECTRICAL CHARACTERISTICS

3.1 DC Characteristics

(VDD=5.0V±10%, Ta=25℃)

Item	Symbol	Condition	Min.	Тур.	Max.	UNIT
Supply Voltage (Logic)	VDD		4.5	5.0	5.5	٧
Supply Voltage (LCD Drive)	VDD-VO			5.0		V
Input High Voltage	VIH		2.2		VDD	V
Input Low Voltage	VIL		-0.3		0.6	V
Output High Voltage	Voн	IOH=-0.2mA	2.4		VDD	V
Output Low Voltage	VOL	IOL=1.2mA	0		0.4	٧
Supply Current (Logic)	lDD	VDD=5.0V		1.5	3.0	mA

3.2 Interface Timing Chart

(VDD=5.0V±10%, Ta=25°C)

7.2 1171011400 111	mig Grian	(VDD 0.0V11070, 14-20 C)						
Mode	Characteristic	Symbol	Min.	Тур.	Max.	Unit		
	E Cycle Time	tc	500					
	E Rise/Fall Time	tr, tr			20			
NACCIA - NA - d -	E Pulse Width (High,Low)	tw	230					
Write Mode Refer to fig.1	R/W and RS Setup Time	tsu1	40					
	R/W and RS Hold Time	t _{H1}	10			ns		
	Data Setup Time	tsu2	80					
	Data Hold Time	t _{H2}	10	-				
	E Cycle Time	tc	500					
	E Rise/Fall Time	tr, tr			20			
De ad Marta	E Pulse Width (High,Low)	tw	230					
Read Mode	R/W and RS Setup Time	tsu	40					
Refer to fig.2	R/W and RS Hold Time	tн	10			ns		
	อata Output Delay Time	to			120			
	Data Hold Time	tон	5					




Fig.1 MPU Write Timing





Fig.2 MPU Read Timing

3.3 LED Backlight Characteristics (Ta=25℃)

Item	Symbol	Condition	Min.	Тур.	Max.	UNIT
Forward Voltage	Vf		3.9	4.1	4.3	٧
Forward Current	lf	Vf=4.1V		110		mA
Peak Wave Length	λр	lf=110mA		568		nm
Luminance	Lv	lf=110mA		100		cd/m ²

3.4 Power Supply



4. OPERATING PRINCIPLES & METHODES

4.1 Register

The LCD Controller has two 8-bit registers, the Instruction register (IR) and the data register (DR).

The IR is a write only register to store instruction codes like Display Clear or Cursor Shift as well as addresses for the Display Data RAM (DD RAM) or the Character Generator RAM (CG RAM).

The DR is a read/write register used for temporarily storing data to be read/written to/from the DD RAM or CG RAM. Data written into the DR is automatically written into DD RAM or CG RAM by an internal operation of the display controller.

The DR is also used to store data when reading out data from DD RAM or CG RAM. When address information is written into IR, data is read out from DD RAM or CG RAM to DR by an internal operation. Data transfer is then completed by reading the DR. After performing a read from the DR, data in the DD RAM or CG RAM at the next address is sent to the DR for the next read cycle. The register select (RS) signal determines which of these two registers is selected.

Table 4.1 Selection of Registers

RS	R/W	Function
	0	Instruction Write operation (MPU writes instruction code to IR)
U	1	Read Busy flag (DB7) and Address Counter (DB0 ~ DB6)
	0	Data Write operation (MPU writes data to DR)
1	1	Data Read operation (MPU reads data from DR)

4.2 Busy Flag (BF)

When the busy flag is high or "1" the module is performing an internal operation and the next instruction will not be accepted. The busy flag outputs to DB7 when RS = 0 and a read operation is performed. The next instruction must not be written until ensuring that the busy flag is low or "0".

4.3 Address Counter (AC)

The address counter (AC) assigns addresses to the DD RAM and the CG RAM. When the address of an instruction is written into the IR, the address information is sent from the IR to the AC. The selection of either DD RAM or CG RAM is also determined concurrently by the same instruction. After writing into or reading from the DD RAM or CG RAM the address counter (AC) is automatically increased by 1 or decreased by 1 (determined by the I/D bit in the "Entry Mode Set" command). AC contents are output to DB0 ~ DB6 when RS = 0 and a read operation is performed.

4.4 Display Data RAM (DD RAM)

The Display Data RAM (DD RAM) stores the display data represented in 8-bit character codes. Its capacity is 80 x 8 bits or 80 characters. The Display Data RAM that is not used for the display can be used as a general data RAM.

The DD RAM address (ADD) is set in the Address Counter (AC) and is represented in hexadecimal. The address counter can be written by using the "Set DD RAM Address" instruction and can be read by using the "Read Busy Flag and Address" instruction. In each case, data bits DB0-DB6 represent the DD RAM address. In the read operation, bit DB7 represents the "Busy Flag".

MSB							LSB
BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Relations between DD RAM addresses and positions on the liquid crystal display are shown below.

		1	2	3	 14	15	16	← Position
DD RAM	Line 1	00H	01H	02H	 0DH	0EH	0FH	
Addr.	Line 2	40H	41H	42H	 4DH	4EH	4FH	

When display shift operation is performed, the DD RAM address moves as follows:

For left shift: Display ← Position 2 3 15 1 14 16 DD 0FH Line 1 01H 02H 03H 0EH 10H **RAM** Addr. 41H 42H 43H 4EH 4FH 50H Line 2

	For right	t shift:							Display
			1	2	3	 14	15	16	← Position
DD RAM	Line 1	27H	00H	01H	 0CH	0DH	0EH		
	Addr.	Line 2	67H	40H	41H	 4CH	4DH	4EH	

4.5 Character Generator ROM (CG ROM)

The Character Generator ROM (CG ROM) generates 5 x 7 dot or 5 x 10 dot character patterns from 8-bit character codes. It can generate up to 192 types of 5x7 dot character patterns and 32 types of 5x10 dot character patterns. Table 4.3 shows the relation between character codes and character patterns of the standard character font.

4.6 Character Generator RAM (CG RAM)

The CG RAM is a 64 x 8 bit RAM in which the user can program custom character patterns. With 5 x 7 dots, 8 types of character patterns can be written and with 5 x 10 dots 4 types of character patterns can be written. To write previously programmed characters from the CG RAM to the DD RAM, character codes 00H through 07H are used. (See character font Table 4.3). Unused CG RAM locations can be used for general purpose RAM.

The relationship between CG RAM address and data and the displayed character is shown in Tables 4.2

To program a 5 x 7 character pattern into the CG RAM location (for example, character code 01H), the following steps should be taken.

- A. Use the "Set CG RAM address" command to position the CG RAM pointer to the 1st row of character code 01H (CG RAM address=48H).
- B. Use the "Write Data to CG or DD RAM" Command to write the top row of the custom character (Only lower 5-bit of character pattern data is valid).
- C. The CG RAM address is automatically increased if the I/D bit is set in the "Entry Mode Set" command. When this is the case, return to step B until all rows of the character are written.
- D. After writing all 7 rows of data, use the "Set DD RAM address" command to return the address counter to a DD RAM location.
- E. To display the custom character written above, use the "Write Data to CG or DD RAM" command with the data being 01H to display the character in the DD RAM address.

position

CGRAM Data Pattern CGRAM Address Character Code (DDRAM data) number P7 P6 P5 P4 P3 P2 P1 D7 D6 D5 D4 D3 D2 D1 A5 A4 A3 A2 A1 A0 P₀ × X X pattern 1 cursor position X X 0 0 X pattern 8 cursor

Table 4.2 Relation between CG RAM address, character codes (DD RAM) and character patterns (5x7 dots)

Notes:

- 1. Character code bits 0~2 correspond to CG RAM address bit 3~5 (3 bits: 8 types).
- CG RAM address bits 0~2 designate the line position within a character pattern. The 8th line is the cursor position and display is determined by the logical OR of the 8th line and the cursor. Maintain the 8th line data, corresponding to the cursor display position, in the "0" state for cursor display. When the 8th line data is "1", bit 1 lights up regardless of cursor existence.
- 3. Character pattern row positions correspond to CG RAM data bits 0~4 as shown in the above (bit 4 being at the left end). Since CG RAM data bits 5~7 are not used for display, they can be used for the general data RAM as memory elements still exit.
- 4. As shown in Table 4.2, CG RAM character patterns are selected when character code bits 4~7 are all "0". However as character code bit 3 is an ineffective bit, the "A" in the character pattern example is selected by character code "00H" or "08H".
- 5. "1" for CG RAM data corresponds to selected pixels and "0" for non-selected.

Table 4.3 CGROM Character Code Table

Upper 4bit			Γ	l			 		Ī	Г	T	<u> </u>	1	T		Γ
Lower 4bit	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101		1111
0000	CG RAM (1)															
Q001	(2)															
0010	(3)															
0011	(4)		#													25-29
0100	(5)													Ħ		
0101	(6)														(3)	
0110	(7)															
0111	(8)												1 3 3 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4			
1000	(1)															
1001	(2)															
1010	(3)															
1011	(4)															
1100	(5)															
1101	(6)						m									
1110	(7)															
1111	(8)															

5. MPU INTERFACE

5.1 General

- (1). The LCD controller can be operated in either 4 or 8 bits mode. Instructions/Data are written to the display using the signal timing characteristics found in section 3.2. When operating in 4-bit mode, data is transferred in two 4-bit operations using data bits DB4~DB7. DB0~DB3 are not used. When using 4-bit mode, data is transferred twice before the instruction cycle is complete. The higher order 4 bits (contents of DB4~DB7 when interface data is 8 bits long) is transferred first, then the lower order 4 bits (contents of DB0~DB3 when interface data is 8 bits long) is transferred. Check the busy flag after 4-bit data has been transferred twice (one instruction). A 4-bit two operation will then transfer the busy flag and address counter data.
- (2). When operating in 8-bit mode, data is transferred using the full 8-bit bus DB0~DB7.

5.2 Initialization

5.2.1 Initialization by the Internal Reset Circuit

The display can be initialized using the internal reset circuit when the power is turned on. The following instructions are executed in initialization. The busy flag (BF) is kept in busy state until initialization ends. The busy flag will go active 10ms after Vcc rises to 4.5V.

- (1). Display Clear
- (2). Function set:

DL = 1:8 bit interface operation

N = 0:1 - line display

 $F = 0:5 \times 7$ dot character font

(3). Display ON/OFF Control:

D = 0: Display OFF

C = 0: Cursor OFF

B = 0: Blink OFF

(4). Entry Mode Set

I/D = 1:+1 (Increment Mode)


S = 0: No Display Shift operation

If the internal power supply reset timing cannot be met (0.1ms<trcc<10ms), the internal reset circuit will not operate normally and initialization will not be performed. In this case, the display must be initialized by software.


5.2.2 Software Initialization

Although software initialization is not mandatory, it is recommended that this procedure always be performed. When the internal power supply reset timing cannot be met, then the display must be initialized using one of the following procedures.

(1). 8-Bit Initialization:



(2). 4-Bit Initialization:



	Function Set											
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
0	0	0	0	1	0	Х	Х	Х	Х			
0	0	0	0	1	0	Х	Х	Х	Х			
0	0	N	F	Х	Х	Х	Х	Х	Х			

Wait for more than 39 μ s

Display ON/OFF Control R/W DB7 DB6 DB2 DB1 RS DB5 DB4 DB3 DB0 0 0 0 0 0 0 Х Х Χ Х С В Х Х Χ 0 0 1 D Х

Wait for more than 39 μ s


Display Clear R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 RS DB0 0 0 0 0 Х 0 0 Χ Х Х 0 0 1 Χ Χ Χ 0 0 0 Χ

Wait for more than 1.53ms


Entry Mode Set										
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	0	Х	Х	Х	Х	
0	0	0	1	. I/D	SH	Х	Х	Х	Х	

End of initialization

5.3 Connection with 8051 Family MPU



a. Application Circuit 1



b. Application Circuit 2

9

6. DISPLAY CONTROL INSTRUCTION

Table 6.1 Instructions

Table 0.1		HISTIUCTIONS										
Instruction						ion co			r		Description	Execution time
	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	·	(fosc=270KHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Clears entire display and sets DDRAM address to 00H.	1.53ms
Return Home	0	0	0	0	0	0	0	0	1	_	Sets DDRAM address to 00H in AC and returns shifted display to its original position. The contents of DDRAM remain unchanged.	1.53ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Sets cursor move direction and enable the shift of entire display. These operations are performed during data write and read.	39 µ s
Display ON/ OFF Control	0	0	0	0	0	0	1	D	С	В	Set ON/OFF of entire display (D), cursor ON/OFF(C), and blinking of cursor position character(B).	39 µ s
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	-	1	Moves cursor and shifts display without changing DDRAM contents.	39 µ s
Function Set	0	0	0	0	1	DL	Z	F	-	1	Sets interface data length (DL: 8-bit/4-bit), numbers of display line (N: 2-line/1-line), and display font type (F: 5x11dots/5x8dots)	39 µ s
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter.	39 µ s
Set DDRAM Address	0	0	1	AC6	AC5	AC4	АС3	AC2	AC1	AC0	Set DDRAM address in address Counter.	39 µ s
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents.	2 4 O
Write data to CG or DD RAM	1	0	D7	D6	D5	D4	D3	D2	D1		Write data into internal RAM (DDRAM/CGRAM).	43us
Read data from CG or DD RAM	1	1	D7	D6	D5	D4	D3	D2	D1		Read data from internal RAM (DDRAM/CGRAM).	43us

"-": don't care

- Note: 1. Make sure to check the busy flag before sending the instruction to the display. If the busy flag is not checked, the time between first and next instruction must be longer than the instruction execution time list in the Table 6.1.
 - After execution of CG RAM/DD RAM data write or read instruction, the RAM address counter is increased or decreased by 1. The RAM address counter is updated after the busy flag turns off.

6.1 Clear Display

	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Γ	0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing the space code "20H" to all DD RAM addresses, and set DD RAM address to "00H" into address counter. Returns cursor to the original position, namely, brings the cursor to the upper left end of the display. The execution of clear display instruction sets entry mode to increment mode (I/D = 1).

6.2 Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	-

Sets the DD RAM address "00H" in address counter. Return display to its original position if it was shifted. DD RAM contents do not change. The cursor or the blink moves to the upper left end of the display. Contents of DD RAM remain unchanged.

6.3 Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Sets the move direction of cursor and display.

I/D: Increases (I/D = 1) or decreases (ID = 0) the DD RAM address by 1 when a character code is written into or read from the DD RAM.

The cursor or blink moves to the right when increased by 1 and to the left when decreased by 1. The same applies to writing and reading the CG RAM.

S: Shifts the entire display when S = 1; shifts to the left when I/D = 1 and to the right when I/D = 0. Thus it looks as if the cursor stands still and only the display seems to move. The display does not shift when reading from DD RAM or writing/reading into/from CG RAM.

When S = 0, the display does not shift.

6.4 Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

Controls the display ON/OFF status, Cursor ON/OFF and Cursor Blink function.

- D: The entire display is ON when D = 1 and OFF when D = 0. The display data remains in the DD RAM when display is OFF, it can be displayed immediately by setting D = 1.
- C: The cursor displays when C = 1 and does not display when C = 0. The cursor is displayed on the 8th line when 5x7 dots character font has been selected.
- B: The character indicated by the cursor blinks when B = 1. The blink is displayed by switching between all "High" data and display characters at 0.4 sec intervals. The cursor and the blink can be set to display simultaneously.

 When B = 0, the blink is off.

6.5 Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	-	-

Shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search for the display.

Note that the display shift is performed simultaneously in all lines.

The contents of address counter do not change when display shift is performed.

Table 6.2 Shift Patterns According to S/C and R/L Bits

		<u> </u>
S/C	R/L	Operation
0	0	Shifts cursor position to the left (AC is decreased by 1)
0	1	Shifts cursor position to the right (AC is increased by 1)
1	0	Shifts the entire display to the left, cursor follows the display shift.
1	1	Shifts the entire display to the right, cursor follows the display shift.

6.6 Function Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	Z	F	•	•

Sets the interface data length, the number of lines, and character font.

DL: Sets interface data length. Data is sent or received in 8-bit length (DB7 ~ DB0) when DL = 1, and in 4-bit length (DB7 ~ DB4) when DL = 0. When the 4-bit length is selected, data must be sent or received twice.

N: Sets the number of lines

N = 0: 1 line display (1/8 duty)

N = 1 : 2 line display (1/16 duty)

F: Sets character font.

 $F = 0:5 \times 7 \text{ dots}$

 $F = 1:5 \times 10 \text{ dots}$

Note: Perform the function at the head of the program before executing all instructions (except Busy flag/address read).

6.7 Set CG RAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Sets the CG RAM address to the address counter. Data is then written/read to/from the CG RAM.

6.8 Set DD RAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Sets the DD RAM address to the address counter. Data is then written/read to/from the DD RAM.

When in 1-line display mode (N = 0), DD RAM address is from "00H" to "4FH".

When in 2-line display mode (N = 1), DD RAM address corresponding to 1st line and 3rd line of the display is from "00H" to "27H"; the address corresponding to 2nd and 4th line of the display is from "40H" to "67H".

6.9 Read Busy Flag & Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Reads the busy flag (BF) and value of the address counter (AC). BF = 1 indicates that internal operation is in progress and the next instruction will not be accepted until BF is set to "0". The BF status should be checked before each write operation. At the same time the value of the address counter is read out. The address counter is used by both CG and DD RAM and its value is determined by the previous instruction.

6.10 Write Data to CG or DD RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Writes binary 8-bit data to the CG or DD RAM.

The previous address set instruction (CG RAM address set or DD RAM address set) determines whether the CG or DD RAM is to be written. After a write the address is automatically increased or decreased by 1, according to the entry mode. The entry mode also determines display shift.

6.11 Read Data from CG or DD RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Reads binary 8-bit data from the CG RAM or DD RAM.

The previous address set instruction (CG RAM address set or DD RAM address set) determines whether the CG or DD RAM is to be read. Before entering the read instruction, you must execute either the CG RAM or DD RAM address set instruction. If you don't, the first read data will be invalidated. If RAM data is read several times without RAM address instruction set before read operation, the correct RAM data can be obtained from the second read. The "address set" instruction need not be executed just before the "read" instruction when shifting the cursor by cursor shift instruction (when reading DD RAM). The cursor shift instruction operation is the same as that of the DD RAM address set instruction.

After a read the address is automatically increased or decreased by 1, according to the entry mode; however, display shift is not executed no matter what the entry mode is.


Note: The address counter (AC) is automatically increased or decreased by 1 after a "write" instruction to either CG RAM or DD RAM. RAM data selected by the AC cannot then be read out even if "read" instructions are executed.

The conditions for correct data read out are: (a) Execute either the address set instruction or cursor shift instruction (only with DD RAM) or (b) The execution of the "read data" instruction from the second time when the read instruction is performed multiple times in serial.


7. ELECTRO—OPTICAL CHARACTERISTICS (Ta=25 C)

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
View Angle	Φ2-Φ1	K≥2, θ=0°		80		Deg	Note1, Note2
Contrast	К	Ф=0°, 0=0°	3		-		Note3
	tr (rise)	Ф=0°, 0=0°		250		ms	
Response Time	tf (fall)	Ф=0°, θ=0°		250		ms	Note3


Note1: Definition of Viewing Angle θ , Φ



Note2: Definition of viewing Angle Range: Φ 1, Φ 2




Note3: Definition of Contrast




Contrast= Brightness of non-selected dot (B1)
Brightness of selected dot (B2)

Note4: Definition of Response Time



8. DIMENSIONAL OUTLINE



9. PRECAUTIONS FOR USE OF LCD MODULE

9.1 Handing Precautions

- The display panel is made of glass. Do not subject it to a mechanical shock by Dropping it from a high place, etc.
- 2) If the display panel is damaged and the liquid crystal substance inside it leaks out, Be sure not to get any in your mouth. If the substance comes into contact with your Skin or clothes, promptly wash it off using soap and water.
- Do not apply excessive force on the surface of display or the adjoining areas of LCD module since this may cause the color tone to vary.
- 4) The polarizer covering the display surface of the LCD module is soft and easily Scratched. Handle this polarizer carefully.
- 5) If the display surface of LCD module becomes contaminated, blow on the Surface and gently wipe it with a soft dry cloth. If it is heavily contaminated, moisten Cloth with one of the following solvents.
 - Isopropyl alcohol
 - Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use following.

- Water
- Ketone
- Aromatic Solvents
- 6) When mounting the LCD module make sure that it is free of twisting, warping, and Distortion. Distortion has great influence upon display quality. Also keep the Stiffness enough regarding the outer case.
- 7) Be sure to avoid any solvent such as flux for soldering never stick to Heat-Seal. Such solvent on Heat-Seal may cause connection problem of heat-Seal and TAB.
- 8) Do not forcibly pull or bend the TAB I/O terminals.
- 9) Do not attempt to disassemble or process the LCD module.
- 10)NC terminal should be open. Do not connect anything.
- 11) If the logic circuit power is off, do not apply the input signals.
- 12)To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - Be sure to ground the body when handling the LCD module.
 - Tools required for assembly, such as soldering irons, must be properly grounded.
 - To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
 - The LCD module is coated with a film to protect the display surface. Exercise
 care when peeling off this protective film since static electricity may be
 generated.

9.2 Storage Precautions

1) When storing the LCD module, avoid exposure to direct sunlight or to the light of Fluorescent lamps and high temperature/high humidity. Whenever possible, the

- LCD module should be stored in the same conditions in which they were shipped from Our company.
- 2) Exercise care to minimize corrosion of the electrode. Corrosion of the electrodes is accelerated by water droplets or a current flow in a high humidity environment.

9.3 Design Precautions

- The absolute maximum ratings represents the rated value beyond which LCD module can not exceed. When the LCD modules are used in excess of this rated value, their operating characteristics may be adversely affected.
- 2) To prevent the occurrence of erroneous operation caused by noise, attention must be paid to satisfy VIL, VIH specification values, including taking the precaution of using signal cables that are short.
- 3) The liquid crystal display exhibits temperature dependency characteristics. Since recognition of the display becomes difficult when the LCD is used outside its designated operating temperature range, be sure to use the LCD within this range. Also, keep in mind that the LCD driving voltage levels necessary for clear displays will vary according to temperature.
- 4) Sufficiently notice the mutual noise interference occurred by peripheral devices.
- 5) To cope with EMI, take measures basically on outputting side.
- 6) If DC is impressed on the liquid crystal display panel, display definition is rapidly deteriorated by the electrochemical reaction that occurs inside the liquid crystal display panel. To eliminate the opportunity of DC impressing, be sure to maintain the AC characteristics of the input signals sent to the LCD Module.

9.4 Others

- Liquid crystals solidify under low temperatures (below the storage temperature range) leading to defective orientation or the generation of air bubbles (black or white).
 - Air bubbles may also be generated if the LCD module is subjected to a strong shock at a low temperature.
- 2) If the LCD modules have been operating for a long time showing the same display patterns, the display patterns may remain on the screen as ghost images and a slight contrast irregularity may also appear. A normal operating status can be regained by suspending use for some time. It should be noted that this phenomenon does not adversely affect performance reliability.
- 3) To minimize the performance degradation of the LCD modules resulting from destruction caused by static electricity, etc., exercise care to avoid touching the following sections when handling the module:
 - Terminal electrode sections.
 - Part of pattern wiring on TAB, etc.

Lampiran 6

Data Sheet

Mikrokontroler

AT89S52

Features

- Compatible with MCS-51® Products
- . 8K Bytes of in-System Programmable (ISP) Flash Memory
 - Endurance: 1000 Write/Erase Cycles
- 4.0V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 33 MHz
- Three-level Program Memory Lock
- 256 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Three 16-bit Timer/Counters
- Eight Interrupt Sources
- Full Duplex UART Serial Channel
- Low-power idle and Power-down Modes
- · Interrupt Recovery from Power-down Mode
- Watchdog Timer
- Dual Data Pointer
- Power-off Flag

Description

The AT89S52 is a low-power, high-performance CMOS 8-bit microcontroller with 8K bytes of in-system programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with in-system programmable Flash on a monolithic chip, the Atmel AT89S52 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89S52 provides the following standard features: 8K bytes of Flash, 256 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, three 16-bit timer/counters, a six-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S52 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.



8-bit
Microcontroller
with 8K Bytes
In-System
Programmable
Flash

AT89S52


Preliminary










Pin Configurations







Block Diagram







Pin Description

VCC

Supply voltage.

GND

Ground.

Port 0

Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed loworder address/data bus during accesses to external program and data memory. In this mode, P0 has internal pullups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pullups are required during program verification.

Port 1

Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{11}) because of the internal pullups.

In addition, P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively, as shown in the following table.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port Pin	Alternate Functions
P1.0	T2 (external count input to Timer/Counter 2), clock-out
P1.1	T2EX (Timer/Counter 2 capture/reload trigger and direction control)
P1.5	MOSI (used for In-System Programming)
P1.6	MISO (used for In-System Programming)
P1.7	SCK (used for In-System Programming)

Port 2

Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current ($I_{\rm IL}$) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to

external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

Port 3

Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{II}) because of the pullups.

Port 3 also serves the functions of various special features of the AT89S52, as shown in the following table.

Port 3 also receives some control signals for Flash programming and verification.

Port Pin	Alternate Functions				
P3.0	RXD (serial input port)				
P3.1	TXD (serial output port)				
P3.2	INTO (external interrupt 0)				
P3.3	INT1 (external interrupt 1)				
P3.4	T0 (timer 0 external input)				
P3.5	T1 (timer 1 external input)				
P3.6	WR (external data memory write strobe)				
P3.7	RD (external data memory read strobe)				

RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives High for 96 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

ALE/PROG

Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is

weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

PSEN

Program Store Enable (PSEN) is the read strobe to external program memory.

When the AT89S52 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory.

EA/VPP

External Access Enable. EA must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH.

Table 1. AT89S52 SFR Map and Reset Values

Note, however, that if lock bit 1 is programmed, EA will be internally latched on reset.

EA should be strapped to V_{CC} for internal program executions.

This pin also receives the 12-volt programming enable voltage (V_{PP}) during Flash programming.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier.

									7
0F8H									0FFH
0F0H	B 00000000								0F7H
0E8H									0EFH
0E0H	ACC 00000000								0E7H
0D8H									0DFH
0D0H	PSW 00000000								0D7H
0C8H	T2CON 00000000	T2MOD XXXXXX00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000	·		0CFH
0C0H							-		0C7H
0B8H	IP XX000000								OBFH
0B0H	P3 11111111								0B7H
H8A0	IE 0X000000								0AFH
0A0H	P2 11111111		AUXR1 XXXXXXX0				WDTRST XXXXXXXX		0A7H
98H	SCON 00000000	SBUF XXXXXXXX							9FH
90H	P1 11111111								97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR XXX00XX0		8FH
80H	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000		PCON 0XXX0000	87H





Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke

new features. In that case, the reset or inactive values of the new bits will always be 0.

Timer 2 Registers: Control and status bits are contained in registers T2CON (shown in Table 2) and T2MOD (shown in Table 3) for Timer 2. The register pair (RCAP2H, RCAP2L) are the Capture/Reload registers for Timer 2 in 16-bit capture mode or 16-bit auto-reload mode.

Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the six interrupt sources in the IP register.

Table 2. T2CON - Timer/Counter 2 Control Register

T2CON	Address = 00	C8H		Reset Value = 0000 0000B						
Bit Add	Bit Addressable									
Bit	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2		
	7	6	5	4	3	2	1	0		

Symbol	Function
TF2	Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either $RCLK = 1$ or $TCLK = 1$.
EXF2	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).
RCLK	Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.
TCLK	Transmit clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.
EXEN2	Timer 2 external enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.
TR2	Start/Stop control for Timer 2. TR2 = 1 starts the timer.
C/T2	Timer or counter select for Timer 2. $C/\overline{T2} = 0$ for timer function. $C/\overline{T2} = 1$ for external event counter (falling edge triggered).
CP/RL2	Capture/Reload select. $CP/\overline{RL2} = 1$ causes captures to occur on negative transitions at T2EX if EXEN2 = 1. $CP/\overline{RL2} = 0$ causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.

Table 3a. AUXR: Auxiliary Register

AUXR	Address	= 8EH					Res	et Value = 2	XXX00XX0B	
	Not Bit A	Addressable	•							
		_	_	-	WDIDLE	DISRTO	_	-	DISALE	
	Bit	7	6	5	4	- 3	2	1	. 0	
_	Reserved for	future expa	ansion							
DISALE	Disable/Enai	Disable/Enable ALE								
	DISALE Operating Mode									
	0	ALE is emitted at a constant rate of 1/6 the oscillator frequency								
	1	ALE is ac	tive only dur	ing a MOVX	or MOVC in	struction				
DISRTO	Disable/Enal	ole Reset o	ut							
	DISRTO									
	0	Reset pin	is driven Hig	gh after WD	T times out					
	1	Reset pin	is input only	,						
WDIDLE	Disable/Enat	ole WDT in	IDLE mode							
	WDIDLE									
	0	WDT cont	inues to cou	int in IDLE r	mode					
	1	WDT halts	s counting in	IDLE mode	•					

Dual Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the

appropriate value before accessing the respective Data Pointer Register.

Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and rest under software control and is not affected by reset.

Table 3b. AUXR1: Auxiliary Register 1

AUXR1	Address :	= A2H					Res	et Value = X	XXXXXX0B
	Not Bit A	ddressable							
		-	_	_	_	_	_	-	DPS
	Bit	7	6	5	4	3	2	1	0
DPS	Reserved for future expansion Data Pointer Register Select								
	DPS								
	DPS 0	Selects Di	PTR Regist	ers DP0L, D	P0H				





Memory Organization

MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

Program Memory

If the \overline{EA} pin is connected to GND, all program fetches are directed to external memory.

On the AT89S52, if $\overline{\text{EA}}$ is connected to V_{CC} , program fetches to addresses 0000H through 1FFFH are directed to internal memory and fetches to addresses 2000H through FFFFH are to external memory.

Data Memory

The AT89S52 implements 256 bytes of on-chip RAM. The upper 128 bytes occupy a parallel address space to the Special Function Registers. This means that the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions which use direct addressing access of the SFR space.

For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

MOV OAOH, #data

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

MOV @RO. #data

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

Watchdog Timer (One-time Enabled with Reset-out)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 13-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

Using the WDT

To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 13-bit counter overflows when it reaches 8191 (1FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 8191 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 96xTOSC, where TOSC=1/FOSC. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

WDT During Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89S52 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S52 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.

UART

The UART in the AT89S52 operates the same way as the UART in the AT89C51 and AT89C52. For further information on the UART operation, refer to the ATMEL Web site (http://www.atmel.com). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'.

Timer 0 and 1

Timer 0 and Timer 1 in the AT89S52 operate the same way as Timer 0 and Timer 1 in the AT89C51 and AT89C52. For further information on the timers' operation, refer to the ATMEL Web site (http://www.atmel.com). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'.

Timer 2

Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit $C/\overline{T2}$ in the SFR T2CON (shown in Table 2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 3. Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

Table 3. Timer 2 Operating Modes

RCLK +TCLK	CP/RL2	TR2	MODE		
0	0	1	16-bit Auto-reload		
0	1	1	16-bit Capture		
1	х	1	Baud Rate Generator		
Х	Х	0	(Off)		





In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

Capture Mode

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2 in T2CON.

Figure 5. Timer in Capture Mode

This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 5.

Auto-reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16-bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 4). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.




Figure 6 shows Timer 2 automatically counting up when DCEN=0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in Timer in Capture ModeRCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.

Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 6. In this mode, the T2EX pin controls

the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16-bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.

A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.

Figure 6. Timer 2 Auto Reload Mode (DCEN = 0)




Table 4. T2MOD - Timer 2 Mode Control Register

T2MOE	Address = 0	C9H		Reset Value = XXXX XX00				
Not Bit	Addressable							
	-	-	-	-	_	-	T2OE	DCEN
Bit	7	6	5	4	3	2	1	0

Symbol	Function
-	Not implemented, reserved for future
T2OE	Timer 2 Output Enable bit
DCEN	When set, this bit allows Timer 2 to be configured as an up/down counter



Figure 7. Timer 2 Auto Reload Mode (DCEN = 1)





Figure 8. Timer 2 in Baud Rate Generator Mode



Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 8.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

Modes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation ($CP/\overline{T2} = 0$). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it

increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.


$$\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{\text{Oscillator Frequency}}{32 \times [65536-\text{RCAP2H,RCAP2L})]}$$

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 8. This figure is valid only if RCLK or TCLK \approx 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus, when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Figure 9. Timer 2 in Clock-Out Mode







Programmable Clock Out

A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 9. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer. The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

Clock-Out Frequency =
$$\frac{\text{Oscillator Frequency}}{4 \times [65536-(\text{RCAP2H},\text{RCAP2L})]}$$

In the clock-out mode, Timer 2 roll-overs will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.

Interrupts

The AT89S52 has a total of six interrupt vectors: two external interrupts ($\overline{INT0}$ and $\overline{INT1}$), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 10.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 5 shows that bit position IE.6 is unimplemented. In the AT89S52, bit position IE.5 is also unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows.

Table 5. Interrupt Enable (IE) Register


(MSB)							(LSE	3)
EA	-	ET2	ES	ET1	EX1	ET0	EX0]
Enable	Bit = 1	enables	the inte	rrupt.				•

Enable Bit = 0 disables the interrupt.

Symbol	Position	Function
EA	IE.7	Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
-	1E.6	Reserved.
ET2	IE.5	Timer 2 interrupt enable bit.
ES	IE.4	Serial Port interrupt enable bit.
ET1	IE.3	Timer 1 interrupt enable bit.
EX1	IE.2	External interrupt 1 enable bit.
ET0	IE.1	Timer 0 interrupt enable bit.
EX0	IE.0	External interrupt 0 enable bit.

User software should never write 1s to unimplemented bits, because they may be used in future AT89 products.

Figure 10. Interrupt Sources



Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 11. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 12. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

Idle Mode

In idle mode, the CPU puts itself to sleep while all the onchip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.


Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

Power-down Mode

In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by an enabled external interrupt. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held

active long enough to allow the oscillator to restart and stabilize.

Figure 11. Oscillator Connections



Note: C1, C2 = 30 pF \pm 10 pF for Crystals = 40 pF \pm 10 pF for Ceramic Resonators

Figure 12. External Clock Drive Configuration




Table 6. Status of External Pins During Idle and Power-down Modes

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
idle	Internal	1	1	Data	Data	Data	Data
ldle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data





Program Memory Lock Bits

The AT89S52 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

Table 7. Lock Bit Protection Modes

P	rogram	Lock Bi	ts	
	LB1	LB2	LB3	Protection Type
1	U	U	U	No program lock features
2	Р	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the Flash memory is disabled
3	Р	Р	U	Same as mode 2, but verify is also disabled
4	Р	Р	Р	Same as mode 3, but external execution is also disabled

When lock bit 1 is programmed, the logic level at the $\overline{\text{EA}}$ pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of $\overline{\text{EA}}$ must agree with the current logic level at that pin in order for the device to function properly.

Programming the Flash – Parallel Mode

The AT89S52 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89S52 code memory array is programmed byte-bybyte.

Programming Algorithm: Before programming the AT89S52, the address, data, and control signals should be set up according to the Flash programming mode table and Figures 13 and 14. To program the AT89S52, take the following steps:

- Input the desired memory location on the address lines.
- 2. Input the appropriate data byte on the data lines.
- 3. Activate the correct combination of control signals.
- 4. Raise EA/V_{PP} to 12V.
- Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 50 µs.

Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

Data Polling: The AT89S52 features Data Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

Ready/Busy: The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0 is pulled high again when programming is done to indicate READY.

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The status of the individual lock bits can be verified directly by reading them back.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

(000H) = 1EH indicates manufactured by Atmel

(100H) = 52H indicates 89S52

(200H) = 06H

Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

Programming the Flash – Serial Mode

The Code memory array can be programmed using the serial ISP interface while RST is pulled to $V_{\rm CC}$. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before other operations can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK)

frequency should be less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK frequency is 2 MHz.

Serial Programming Algorithm

To program and verify the AT89S52 in the serial programming mode, the following sequence is recommended:

- 1. Power-up sequence:
 - Apply power between VCC and GND pins. Set RST pin to "H".
 - If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.
- Enable serial programming by sending the Programming Enable serial instruction to pin
 MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the
 CPU clock at XTAL1 divided by 16.
- The Code array is programmed one byte at a time by supplying the address and data together with the

- appropriate Write instruction. The write cycle is self-timed and typically takes less than 1 ms at 5V.
- Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/P1.6.
- 5. At the end of a programming session, RST can be set low to commence normal device operation.

Power-off sequence (if needed):

Set XTAL1 to "L" (if a crystal is not used).

Set RST to "L".

Turn V_{CC} power off.

Data Polling: The Data Polling feature is also available in the serial mode. In this mode, during a write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.

Serial Programming Instruction Set

The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 10.





Programming Interface – Parallel Mode

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

Table 8. Flash Programming Modes

				ALE/	ĒĀ/						P0.7-0	P2.4-0	P1.7-0
Mode	Vcc	RST	PSEN	PROG	V _{PP}	P2.6	P2.7	P3.3	P3.6	P3.7	Data	Address	
Write Code Data	5V	н	L	(2)	12V	L	Н	Н	н	н	D _{IN}	A12-8	A7- 0
Read Code Data	5V	Н	L	Н	Н	L	L	L	н	н	D _{out}	A12-8	A7 -0
Write Lock Bit 1	5V	н	L	(3)	12V	н	н	н	н	н	x	х	x
Write Lock Bit 2	5V	н	L	(3)	12V	н	Н	н	L	L	x	х	х
Write Lock Bit 3	5V	н	L	(3)	12V	н	L	н	н	L	x	х	х
Read Lock Bits 1, 2, 3	5V	н	L	Н	Н	Н	Н	L	н	L	P0.2, P0.3, P0.4	x	x
Chip Erase	5V	н	L	(n)	12V	н	L	н	L	L	x	x	x
Read Atmel ID	5V	Н	L	н	н	L	L	L	L	L	1EH	X 0000	00Н
Read Device ID	5V	н	L	н	Н	L	L	L	L	L	52H	X 0001	00H
Read Device ID	5V	н	L	н	Н	L	L	L	L	L	06H	X 0010	00H

Notes: 1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.

- 2. Each PROG pulse is 200 ns 500 ns for Write Code Data.
- 3. Each PROG pulse is 200 ns 500 ns for Write Lock Bits.
- 4. RDY/BSY signal is output on P3.0 during programming.
- 5. X = don't care.

Figure 13. Programming the Flash Memory (Parallel Mode)





Figure 14. Verifying the Flash Memory (Parallel Mode)



Flash Programming and Verification Characteristics (Parallel Mode)

 $T_A = 20$ °C to 30°C, $V_{CC} = 4.5$ to 5.5V

Symbol	Parameter	Min	Max	Units
V_{PP}	Programming Supply Voltage	11.5	12.5	V
l _{PP}	Programming Supply Current		10	mA
lcc	V _{CC} Supply Current		30	mA
1/t _{CLCL}	Oscillator Frequency	3	33	MHz
t _{AVGL}	Address Setup to PROG Low	48t _{CLCL}		
t _{GHAX}	Address Hold After PROG	48t _{CLCL}		
t _{DVGL}	Data Setup to PROG Low	48t _{CLCL}		
t _{GHDX}	Data Hold After PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) High to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} Setup to PROG Low	10		μs
t _{GHSL}	V _{PP} Hold After PROG	10		μs
t _{GLGH}	PROG Width	0.2	1	μs
t _{AVQV}	Address to Data Valid		48t _{CLCL}	
t _{ELQV}	ENABLE Low to Data Valid		48t _{CLCL}	
t _{EHQZ}	Data Float After ENABLE	0	48t _{CLCL}	
t _{GHBL}	PROG High to BUSY Low		1.0	μs
t _{wc}	Byte Write Cycle Time		50	μs

Figure 15. Flash Programming and Verification Waveforms – Parallel Mode







Figure 16. Flash Memory Serial Downloading



Flash Programming and Verification Waveforms - Serial Mode

Figure 17. Serial Programming Waveforms




Table 9. Serial Programming Instruction Set

	Instruction Format				
Instruction	Byte 1	Byte 2	Byte 3	Byte 4	Operation
Programming Enable	1010 1100	0101 0011	xxxx xxxx	xxxx xxxx 0110 1001 (Output)	Enable Serial Programming while RST is high
Chip Erase	1010 1100	100x xxxx	XXXX XXXX	xxxx xxxx	Chip Erase Flash memory array
Read Program Memory (Byte Mode)	0010 0000	XXX 5 1 1 0 0 8 A A A A A A A A A A A A A A A A A	AAAA AAAA Voora esse	2000 0000 2000	Read data from Program memory in the byte mode
Write Program Memory (Byte Mode)	0100 0000	XXX A 4 1 2 XXX A 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	\$\$\\ \$\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \	7984 8870 7984 8870	Write data to Program memory in the byte mode
Write Lock Bits(2)	1010 1100	1110 00 品品	xxxx xxxx	xxxx xxxx	Write Lock bits. See Note (2).
Read Lock Bits	0010 0100	XXXX XXXX	xxxx xxxx	xzg gg xx	Read back current status of the lock bits (a programmed lock bit reads back as a '1')
Read Signature Bytes ⁽¹⁾	0010 1000	xxx & 488448	xxx xxxx	Signature Byte	Read Signature Byte
Read Program Memory (Page Mode)	0011 0000	XXX 5 10000	Byte 0	Byte 1 Byte 255	Read data from Program memory in the Page Mode (256 bytes)
Write Program Memory (Page Mode)	0101 0000	XXX A 4 12 XXX A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Byte 0	Byte 1 Byte 255	Write data to Program memory in the Page Mode (256 bytes)

Notes: 1. The signature bytes are not readable in Lock Bit Modes 3 and 4.

2. B1 = 0, B2 = 0 ---> Mode 1, no lock protection B1 = 0, B2 = 1 ---> Mode 2, lock bit 1 activated

B1 = 1, B2 = 0 ---> Mode 3, lock bit 2 activated

B1 = 1, B1 = 1 ---> Mode 4, lock bit 3 activated

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

<u>Each</u> of the lock bits needs to be activated sequentially before Mode 4 can be executed.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.





Serial Programming Characteristics

Figure 18. Serial Programming Timing




Table 10. Serial Programming Characteristics, $T_A = -40^{\circ}\text{C}$ to 85°C, $V_{CC} = 4.0 - 5.5\text{V}$ (Unless otherwise noted)

Symbol	Parameter	Min	Тур	Max	Units
1/t _{CLCL}	Oscillator Frequency	0		33	MHz
t _{CLCL}	Oscillator Period	30			ns
t _{SHSL}	SCK Pulse Width High	2 t _{CLCL}			ns
t _{SLSH}	SCK Pulse Width Low	2 t _{CLCL}			ns
t _{ovsh}	MOSI Setup to SCK High	t _{CLCL}			ns
t _{SHOX}	MOSI Hold after SCK High	2 t _{CLCL}			ns
t _{SLIV}	SCK Low to MISO Valid	10	16	32	ns
t _{ERASE}	Chip Erase Instruction Cycle Time			500	ms
t _{swc}	Serial Byte Write Cycle Time			64 t _{CLCL} + 400	μs

Absolute Maximum Ratings*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.6V
DC Output Current

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

The values shown in this table are valid for $T_A = -40$ °C to 85°C and $V_{CC} = 4.0$ V to 5.5V, unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
V _{IL}	Input Low Voltage	(Except EA)	-0.5	0.2 V _{CC} -0.1	V
V _{IL1}	Input Low Voltage (EA)		-0.5	0.2 V _{CC} -0.3	٧
V _{IH}	Input High Voltage	(Except XTAL1, RST)	0.2 V _{CC} +0.9	V _{CC} +0.5	٧
V _{IH1}	Input High Voltage	(XTAL1, RST)	0.7 V _{CC}	V _{cc} +0.5	٧
V _{OL}	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	I _{OL} = 1.6 mA		0.45	٧
V _{OL1}	Output Low Voltage ⁽¹⁾ (Port 0, ALE, PSEN)	I _{OL} = 3.2 mA		0.45	٧
		$I_{OH} = -60 \mu\text{A}, V_{CC} = 5V \pm 10\%$	2.4		٧
V _{OH}	Output High Voltage (Ports 1,2,3, ALE, PSEN)	I _{OH} = -25 μA	0.75 V _{CC}		٧
	(10101,2,0,722,1021)	I _{OH} = -10 μA	0.9 V _{CC}		٧
		$I_{OH} = -800 \mu\text{A}, V_{CC} = 5\text{V} \pm 10\%$	2.4		V
V _{OH1}	Output High Voltage (Port 0 in External Bus Mode)	I _{OH} = -300 μA	0.75 V _{CC}		٧
	(1 of to an External bus mode)	I _{OH} = -80 μA	0.9 V _{CC}		٧
I _{IL}	Logical 0 Input Current (Ports 1,2,3)	V _{IN} = 0.45V		-50	μA
I _{TL}	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2V$, $V_{CC} = 5V \pm 10\%$		-650	μА
lu	Input Leakage Current (Port 0, EA)	0.45 < V _{IN} < V _{CC}		±10	μA
RRST	Reset Pulldown Resistor		10	30	ΚΩ
C _{IO}	Pin Capacitance	Test Freq. = 1 MHz, T _A = 25°C		10	pF
		Active Mode, 12 MHz		25	mA
Icc	Power Supply Current	Idle Mode, 12 MHz		6.5	mA
	Power-down Mode ⁽¹⁾	V _{CC} = 5.5V		50	μA

Notes: 1. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA

Maximum IOL per 8-bit port:

Port 0: 26 mA Ports 1, 2, 3: 15 mA

Maximum total IOL for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V_{CC} for Power-down is 2V.






AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/ \overline{PROG} , and \overline{PSEN} = 100 pF; load capacitance for all other outputs = 80 pF.


External Program and Data Memory Characteristics

		12 MHz	12 MHz Oscillator		Variable Oscillator	
Symbol	Parameter	Min	Max	Min	Max	Units
1/t _{CLCL}	Oscillator Frequency			0	33	MHz
t _{LHLL}	ALE Pulse Width	127		2t _{CLCL} -40		ns
t _{AVLL}	Address Valid to ALE Low	43		t _{CLCL} -25		ns
t _{LLAX}	Address Hold After ALE Low	48		t _{CLCL} -25		ns
t _{LLIV}	ALE Low to Valid Instruction In		233		4t _{CLCL} -65	ns
t _{LLPL}	ALE Low to PSEN Low	43		t _{CLCL} -25		ns
t _{PLPH}	PSEN Pulse Width	205	-	3t _{CLCL} -45		ns
t _{PLIV}	PSEN Low to Valid Instruction In		145		3t _{CLCL} -60	ns
t _{PXIX}	Input Instruction Hold After PSEN	0		0		ns
t _{PXIZ}	Input Instruction Float After PSEN		59		t _{CLCL} -25	ns
t _{PXAV}	PSEN to Address Valid	75		t _{CLCL} -8		ns
t _{AVIV}	Address to Valid Instruction In		312		5t _{CLCL} -80	ns
t _{PLAZ}	PSEN Low to Address Float		10		10	ns
t _{RLRH}	RD Pulse Width	400		6t _{CLCL} -100		ns
twwn	WR Pulse Width	400		6t _{CLCL} -100		ns
t _{RLDV}	RD Low to Valid Data In		252		5t _{CLCL} -90	ns
t _{RHDX}	Data Hold After RD	0		0		ns
t _{RHDZ}	Data Float After RD		97		2t _{CLCL} -28	ns
t _{LLDV}	ALE Low to Valid Data In		517		8t _{CLCL} -150	ns
t _{AVDV}	Address to Valid Data In		585		9t _{CLCL} -165	ns
t _{LLWL}	ALE Low to RD or WR Low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	Address to RD or WR Low	203		4t _{CLCL} -75		ns
t _{QVWX}	Data Valid to WR Transition	23		t _{CLCL} -30		ns
t _{QVWH}	Data Valid to WR High	433		7t _{CLCL} -130		ns
t _{whqx}	Data Hold After WR	33		t _{CLCL} -25		ns
t _{RLAZ}	RD Low to Address Float		0		0	ns
twhich	RD or WR High to ALE High	43	123	t _{CLCL} -25	t _{CLCL} +25	ns

External Program Memory Read Cycle




External Data Memory Read Cycle






External Data Memory Write Cycle



External Clock Drive Waveforms



External Clock Drive


Symbol	Parameter	Min	Max	Units	
1/t _{CLCL}	Oscillator Frequency	0	33	MHz	
t _{CLCL}	Clock Period	30		ns	
t _{CHCX}	High Time	12		ns	
t _{CLCX}	Low Time	12		ns	
tclcH	Rise Time		5	ns	
t _{CHCL}	Fall Time		5	ns	

Serial Port Timing: Shift Register Mode Test Conditions


The values in this table are valid for $V_{CC} = 4.0V$ to 5.5V and Load Capacitance = 80 pF.

	}		Hz Osc	Variable Oscillator		
Symbol	Parameter	Min	Max	Min	Max	Units
t _{XLXL}	Serial Port Clock Cycle Time	1.0		12t _{CLCL}		μs
t _{QVXH}	Output Data Setup to Clock Rising Edge	700		10t _{CLCL} -133		ns
t _{XHQX}	Output Data Hold After Clock Rising Edge	50		2t _{CLCL} -80		ns
t _{XHDX}	Input Data Hold After Clock Rising Edge	0		0		ns
t _{XHDV}	Clock Rising Edge to Input Data Valid		700		10t _{CLCL} -133	ns

Shift Register Mode Timing Waveforms




AC Testing Input/Output Waveforms(1)



Note:

 AC Inputs during testing are driven at V_{CC} - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{IL} max. for a logic 0.

Float Waveforms⁽¹⁾



Note:

 For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.



Ordering Information


Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
24	4.0V to 5.5V	AT89S52-24AC	44A	Commercial
		AT89S52-24JC	44J	(0°C to 70°C)
		AT89S52-24PC	40P6	
		AT89S52-24AI	44A	Industrial
		AT89S52-24JI	44J	(-40°C to 85°C)
		AT89S52-24PI	40P6	
33	4.5V to 5.5V	AT89S52-33AC	44A	Commercial
		AT89S52-33JC	44J	(0°C to 70°C)
		AT89S52-33PC	40P6	

= Preliminary Availability

Package Type		
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)	
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)	
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)	



Packaging Information





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe
Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland

TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Product Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Grenoble

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-7658-3000 FAX (33) 4-7658-3480

Atmel Heilbronn

Theresienstrasse 2 POB 3535 D-74025 Heilbronn, Germany TEL (49) 71 31 67 25 94 FAX (49) 71 31 67 24 23

Atmel Nantes

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 0 2 40 18 18 18 FAX (33) 0 2 40 18 19 60

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Atmel Smart Card ICs

Scottish Enterprise Technology Park East Kilbride, Scotland G75 0QR TEL (44) 1355-357-000 FAX (44) 1355-242-743

> Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel.

MCS-51® is the registered trademark of Intel Corporation. Terms and product names in this document may be trademarks of others.

